View 74LVC1G3157GF_4193394.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

74LVC1G3157
2-channel analog multiplexer/demultiplexer
Rev. 02 -- 18 September 2007 Product data sheet
1. General description
The 74LVC1G3157 is a low-power, low-voltage, high-speed Si-gate CMOS device. The 74LVC1G3157 provides one analog multiplexer/demultiplexer with one digital select input (S), two independent inputs/outputs (Y0, Y1) and a common input/output (Z). Schmitt trigger action at the select input makes the circuit tolerant of slower input rise and fall times across the entire VCC range from 1.65 V to 5.5 V.
2. Features
s Wide supply voltage range from 1.65 V to 5.5 V s Very low ON resistance: x 7.5 (typical) at VCC = 2.7 V x 6.5 (typical) at VCC = 3.3 V x 6 (typical) at VCC = 5 V s Switch current capability of 32 mA s Break-before-make switching s High noise immunity s CMOS low power consumption s TTL interface compatibility at 3.3 V s Latch-up performance meets requirements of JESD 78 Class I s ESD protection: x HBM JESD22-A114E exceeds 2000 V x MM JESD22-A115-A exceeds 200 V s Control input accepts voltages up to 5.5 V s Multiple package options s Specified from -40 C to +85 C and from -40 C to +125 C
NXP Semiconductors
74LVC1G3157
2-channel analog multiplexer/demultiplexer
3. Ordering information
Table 1. Ordering information Package Temperature range Name 74LVC1G3157GW 74LVC1G3157GV 74LVC1G3157GM 74LVC1G3157GF -40 C to +125 C -40 C to +125 C -40 C to +125 C -40 C to +125 C SC-88 SC-74 XSON6 XSON6 Description plastic surface-mounted package; 6 leads plastic surface-mounted package (TSOP6); 6 leads plastic extremely thin small outline package; no leads; 6 terminals; body 1 x 1.45 x 0.5 mm plastic extremely thin small outline package; no leads; 6 terminals; body 1 x 1 x 0.5 mm Version SOT363 SOT457 SOT886 SOT891 Type number
4. Marking
Table 2. Marking Marking code YJ YJ YJ YJ Type number 74LVC1G3157GW 74LVC1G3157GV 74LVC1G3157GM 74LVC1G3157GF
5. Functional diagram
Y1
S S6 1 Y1 Z4 3 Y0
001aac354
Z
Y0
001aac355
Fig 1. Logic symbol
Fig 2. Logic diagram
74LVC1G3157_2
(c) NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 -- 18 September 2007
2 of 22
NXP Semiconductors
74LVC1G3157
2-channel analog multiplexer/demultiplexer
6. Pinning information
6.1 Pinning
74LVC1G3157 74LVC1G3157
Y1 GND 1 2 6 5 S VCC Y0 Y0 3
001aac356
Y1
1
6
S
74LVC1G3157
Y1 GND 1 2 3 6 5 4 S VCC Z
GND
2
5
VCC
3
4
Z Y0
001aaf546
4
Z
Transparent top view
001aac357
Transparent top view
Fig 3. Pin configuration SOT363 and SOT457
Fig 4. Pin configuration SOT886
Fig 5. Pin configuration SOT891
6.2 Pin description
Table 3. Symbol Y1 GND Y0 Z VCC S Pin description Pin 1 2 3 4 5 6 Description independent input or output ground (0 V) independent input or output common output or input supply voltage select input
7. Functional description
Table 4. Input S L H
[1] H = HIGH voltage level; L = LOW voltage level.
Function table[1] Channel on Y0 Y1
74LVC1G3157_2
(c) NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 -- 18 September 2007
3 of 22
NXP Semiconductors
74LVC1G3157
2-channel analog multiplexer/demultiplexer
8. Limiting values
Table 5. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol VCC VI IIK ISK VSW ISW ICC IGND Tstg Ptot
[1] [2] [3]
Parameter supply voltage input voltage input clamping current switch clamping current switch voltage switch current supply current ground current storage temperature total power dissipation
Conditions
[1]
Min -0.5 -0.5 -50 [2]
Max +6.5 +6.5 50 VCC + 0.5 50 100 +150 250
Unit V V mA mA V mA mA mA C mW
VI < -0.5 V or VI > VCC + 0.5 V VI < -0.5 V or VI > VCC + 0.5 V enable and disable mode VSW > -0.5 V or VSW < VCC + 0.5 V
-0.5 -100 -65
Tamb = -40 C to +125 C
[3]
-
The minimum input voltage rating may be exceeded if the input current rating is observed. The minimum and maximum switch voltage ratings may be exceeded if the switch clamping current rating is observed. For SC-88 and SC-74 packages: above 87.5 C the value of Ptot derates linearly with 4.0 mW/K. For XSON6 packages: above 45 C the value of Ptot derates linearly with 2.4 mW/K.
9. Recommended operating conditions
Table 6. Symbol VCC VI VSW Tamb t/V Recommended operating conditions Parameter supply voltage input voltage switch voltage ambient temperature input transition rise and fall rate VCC = 1.65 V to 2.7 V VCC = 2.7 V to 5.5 V
[1]
[2] [2]
Conditions
Min 1.65 0
Typ -
Max 5.5 5.5 VCC +125 20 10
Unit V V V C ns/V ns/V
enable and disable mode
[1]
0 -40 -
To avoid sinking GND current from terminal Z when switch current flows in terminal Yn, the voltage drop across the bidirectional switch must not exceed 0.4 V. If the switch current flows into terminal Z, no GND current will flow from terminal Yn. In this case, there is no limit for the voltage drop across the switch. Applies to control signal levels.
[2]
74LVC1G3157_2
(c) NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 -- 18 September 2007
4 of 22
NXP Semiconductors
74LVC1G3157
2-channel analog multiplexer/demultiplexer
10. Static characteristics
Table 7. Static characteristics At recommended operating conditions; voltages are referenced to GND (ground 0 V). Symbol Parameter VIH HIGH-level input voltage Conditions VCC = 1.65 V to 1.95 V VCC = 2.3 V to 2.7 V VCC = 3 V to 3.6 V VCC = 4.5 V to 5.5 V VIL LOW-level input voltage VCC = 1.65 V to 1.95 V VCC = 2.3 V to 2.7 V VCC = 3 V to 3.6 V VCC = 4.5 V to 5.5 V II IS(OFF) input leakage current OFF-state leakage current ON-state leakage current pin S; VI = 5.5 V or GND; VCC = 0 V to 5.5 V VI = VIH or VIL; VCC = 5.5 V; see Figure 6 VI = VIH or VIL; VCC = 5.5 V; see Figure 7
[2]
-40 C to +85 C Min 0.65VCC 1.7 2.0 0.7VCC Typ[1] 0.1 0.1 Max 0.35VCC 0.7 0.8 0.3VCC 2 5
-40 C to +125 C Min 0.65VCC 1.7 2.0 0.7VCC Max 0.7 0.8 0.3VCC 10 20
Unit V V V V V V V A A
0.35VCC V
[2]
IS(ON)
[2]
-
0.1
5
-
20
A
ICC
supply current VI = 5.5 V or GND; VSW = GND or VCC; IO = 0 A; VCC = 1.65 V to 5.5 V additional pin S; VI = VCC - 0.6 V; IO = 0 A; supply current VCC = 5.5 V; VSW = GND or VCC input capacitance OFF-state capacitance ON-state capacitance
[2]
-
0.1
10
-
40
A
ICC CI CS(OFF) CS(ON)
[2]
-
5 2.5 6.0 18
500 -
-
5000 -
A pF pF pF
[1] [2]
Typical values are measured at Tamb = 25 C. These typical values are measured at VCC = 3.3 V
74LVC1G3157_2
(c) NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 -- 18 September 2007
5 of 22
NXP Semiconductors
74LVC1G3157
2-channel analog multiplexer/demultiplexer
10.1 Test circuits
switch 1 VIL or VIH S Z Y0 Y1 1 2 2 switch IS S VIH VIL
VCC
VI
VO
GND
001aac358
VI = VCC or GND and VO = GND or VCC.
Fig 6. Test circuit for measuring OFF-state leakage current
VCC S Z Y0 Y1 1 2
switch 1
S VIH VIL
VIL or VIH IS
VI
2 switch
VO
GND
001aac359
VI = VCC or GND and VO = open circuit.
Fig 7. Test circuit for measuring ON-state leakage current
10.2 ON resistance
Table 8. ON resistance At recommended operating conditions; voltages are referenced to GND (ground 0 V); for graphs see Figure 9 to Figure 14. Symbol RON(peak) Parameter Conditions -40 C to +85 C Min ON resistance (peak) VI = GND to VCC; see Figure 8 ISW = 4 mA; VCC = 1.65 V to 1.95 V ISW = 8 mA; VCC = 2.3 V to 2.7 V ISW = 12 mA; VCC = 2.7 V ISW = 24 mA; VCC = 3 V to 3.6 V ISW = 32 mA; VCC = 4.5 V to 5.5 V 34.0 12.0 10.4 7.8 6.2 130 30 25 20 15 195 45 38 30 23 Typ[1] Max -40 C to +125 C Unit Min Max
74LVC1G3157_2
(c) NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 -- 18 September 2007
6 of 22
NXP Semiconductors
74LVC1G3157
2-channel analog multiplexer/demultiplexer
Table 8. ON resistance ...continued At recommended operating conditions; voltages are referenced to GND (ground 0 V); for graphs see Figure 9 to Figure 14. Symbol RON(rail) Parameter ON resistance (rail) Conditions VI = GND; see Figure 8 ISW = 4 mA; VCC = 1.65 V to 1.95 V ISW = 8 mA; VCC = 2.3 V to 2.7 V ISW = 12 mA; VCC = 2.7 V ISW = 24 mA; VCC = 3 V to 3.6 V ISW = 32 mA; VCC = 4.5 V to 5.5 V VI = VCC; see Figure 8 ISW = 4 mA; VCC = 1.65 V to 1.95 V ISW = 8 mA; VCC = 2.3 V to 2.7 V ISW = 12 mA; VCC = 2.7 V ISW = 24 mA; VCC = 3 V to 3.6 V ISW = 32 mA; VCC = 4.5 V to 5.5 V RON(flat) ON resistance (flatness) VI = GND to VCC ISW = 4 mA; VCC = 1.65 V to 1.95 V ISW = 8 mA; VCC = 2.3 V to 2.7 V ISW = 12 mA; VCC = 2.7 V ISW = 24 mA; VCC = 3 V to 3.6 V ISW = 32 mA; VCC = 4.5 V to 5.5 V
[1] [2] Typical values are measured at Tamb = 25 C and nominal VCC. Flatness is defined as the difference between the maximum and minimum value of ON resistance measured at identical VCC and temperature.
[2]
-40 C to +85 C Min Typ[1] 8.2 7.1 6.9 6.5 5.8 10.4 7.6 7.0 6.1 4.9 26.0 5.0 3.5 2.0 1.5 Max 18 16 14 12 10 30 20 18 15 10 -
-40 C to +125 C Unit Min Max 27 24 21 18 15 45 30 27 23 15
74LVC1G3157_2
(c) NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 -- 18 September 2007
7 of 22
NXP Semiconductors
74LVC1G3157
2-channel analog multiplexer/demultiplexer
10.3 ON resistance test circuit and graphs
40 RON () 30
VSW
mna673
V VCC S Z Y0 Y1 1 2
switch 1
S VIL VIH 20
(1)
VIL or VIH
2 switch
(2) (3)
10
(4) ISW VI (5)
GND
001aac360
0 0 1 2 3 4 VI (V) 5
RON = VSW / ISW.
(1) VCC = 1.8 V. (2) VCC = 2.5 V. (3) VCC = 2.7 V. (4) VCC = 3.3 V. (5) VCC = 5.0 V.
Fig 8. Test circuit for measuring ON resistance
Fig 9. Typical ON resistance as a function of input voltage; Tamb = 25 C
55 RON () 45
001aaa712
15 RON () 13
001aaa708
35
(4) (3) (2) (1)
11
(1) (2)
25
9
(3) (4)
15
7
5 0 0.4 0.8 1.2 1.6 VI (V) 2.0
5 0 0.5 1.0 1.5 2.0 VI (V) 2.5
(1) Tamb = 125 C. (2) Tamb = 85 C. (3) Tamb = 25 C. (4) Tamb = -40 C.
(1) Tamb = 125 C. (2) Tamb = 85 C. (3) Tamb = 25 C. (4) Tamb = -40 C.
Fig 10. ON resistance as a function of input voltage; VCC = 1.8 V
Fig 11. ON resistance as a function of input voltage; VCC = 2.5 V
74LVC1G3157_2
(c) NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 -- 18 September 2007
8 of 22
NXP Semiconductors
74LVC1G3157
2-channel analog multiplexer/demultiplexer
13 RON () 11
001aaa709
10 RON () 8
001aaa710
(1)
(1) (2)
9
(2) (3)
6
(3)
7
(4) (4)
5 0 0.5 1.0 1.5 2.0 2.5 3.0 VI (V)
4 0 1 2 3 VI (V) 4
(1) Tamb = 125 C. (2) Tamb = 85 C. (3) Tamb = 25 C. (4) Tamb = -40 C.
(1) Tamb = 125 C. (2) Tamb = 85 C. (3) Tamb = 25 C. (4) Tamb = -40 C.
Fig 12. ON resistance as a function of input voltage; VCC = 2.7 V
Fig 13. ON resistance as a function of input voltage; VCC = 3.3 V
7 RON () 6
001aaa711
5
(1) (2)
4
(3)
(4)
3 0 1 2 3 4 VI (V) 5
(1) Tamb = 125 C. (2) Tamb = 85 C. (3) Tamb = 25 C. (4) Tamb = -40 C.
Fig 14. ON resistance as a function of input voltage; VCC = 5.0 V
74LVC1G3157_2
(c) NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 -- 18 September 2007
9 of 22
NXP Semiconductors
74LVC1G3157
2-channel analog multiplexer/demultiplexer
11. Dynamic characteristics
Table 9. Dynamic characteristics At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for load circuit see Figure 18. Symbol Parameter tpd propagation delay Conditions Z to Yn or Yn to Z; see Figure 15 VCC = 1.65 V to 1.95 V VCC = 2.3 V to 2.7 V VCC = 2.7 V VCC = 3 V to 3.6 V VCC = 4.5 V to 5.5 V ten enable time S to Yn; see Figure 16 VCC = 1.65 V to 1.95 V VCC = 2.3 V to 2.7 V VCC = 2.7 V VCC = 3 V to 3.6 V VCC = 4.5 V to 5.5 V tdis disable time S to Yn; see Figure 16 VCC = 1.65 V to 1.95 V VCC = 2.3 V to 2.7 V VCC = 2.7 V VCC = 3 V to 3.6 V VCC = 4.5 V to 5.5 V tb-m break-before-make time see Figure 17 VCC = 1.65 V to 1.95 V VCC = 2.3 V to 2.7 V VCC = 2.7 V VCC = 3 V to 3.6 V VCC = 4.5 V to 5.5 V
[1] [2] [3] [4] [5] [6] Typical values are measured at Tamb = 25 C and nominal VCC. tpd is the same as tPLH and tPHL. Propagation delay is the calculated RC time constant of the typical ON resistance of the switch and the specified capacitance when driven by an ideal voltage source (zero output impedance). ten is the same as tPZH and tPZL. tdis is the same as tPLZ and tPHZ. Break-before-make specified by design.
[6] [5] [4] [2][3]
-40 C to +85 C Min 1.0 1.0 1.0 0.5 0.5 2.5 2.0 1.5 1.5 0.8 0.5 0.5 0.5 0.5 0.5 Typ[1] 8.7 5.3 4.9 4.0 3.0 6.0 4.4 4.2 3.6 2.9 Max 2 1.2 1.0 0.8 0.6 14 7.5 6.0 5.5 4.0 8.5 6.0 5.0 4.5 3.5 -
-40 C to +125 C Unit Min 1.0 1.0 1.0 0.5 0.5 2.5 2.0 1.5 1.5 0.8 0.5 0.5 0.5 0.5 0.5 Max 3.0 2.0 1.5 1.5 1.0 14.0 7.5 6.0 5.5 4.0 8.5 6.0 5.0 4.5 3.5 ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns
74LVC1G3157_2
(c) NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 -- 18 September 2007
10 of 22
NXP Semiconductors
74LVC1G3157
2-channel analog multiplexer/demultiplexer
11.1 Waveforms and test circuits
VI Yn or Z input GND tPLH VOH Z or Yn output VOL
001aac361
VM
VM
tPHL
VM
VM
Measurement points are given in Table 10. Logic levels: VOL and VOH are typical output voltage levels that occur with the output load.
Fig 15. Input (Yn or Z) to output (Z or Yn) propagation delays
VI S input GND tPLZ VCC Yn output LOW to OFF OFF to LOW VOL tPHZ VOH Yn output HIGH to OFF OFF to HIGH GND switch enabled switch disabled switch enabled
001aac362
VM
tPZL
VM VX tPZH VY VM
Measurement points are given in Table 10. Logic levels: VOL and VOH are typical output voltage levels that occur with the output load.
Fig 16. Enable and disable times Table 10. VCC 1.65 V to 5.5 V Measurement points Input VM 0.5VCC Output VM 0.5VCC VX VOL + 0.3 V VY VOH - 0.3 V
Supply voltage
74LVC1G3157_2
(c) NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 -- 18 September 2007
11 of 22
NXP Semiconductors
74LVC1G3157
2-channel analog multiplexer/demultiplexer
VCC S Z G Y0 Y1
0.5VCC
VI
VO
RL
CL
GND
001aac367
a. Test circuit
VI
0.5VI
0.9VO VO t b-m
0.9VO
001aac368
b. Input and output measurement points Fig 17. Test circuit for measuring break-before-make timing
VEXT VCC VI VO DUT
RT CL RL RL
G
mna616
Test data is given in Table 11. Definitions test circuit: RT = Termination resistance should be equal to output impedance Zo of the pulse generator. CL = Load capacitance including jig and probe capacitance. RL = Load resistance. VEXT = External voltage for measuring switching times.
Fig 18. Load circuit for switching times
74LVC1G3157_2
(c) NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 -- 18 September 2007
12 of 22
NXP Semiconductors
74LVC1G3157
2-channel analog multiplexer/demultiplexer
Table 11. VCC
Test data Input VI VCC VCC VCC VCC VCC tr, tf 2.0 ns 2.0 ns 2.5 ns 2.5 ns 2.5 ns Load CL 50 pF 50 pF 50 pF 50 pF 50 pF RL 500 500 500 500 500 VEXT tPLH, tPHL open open open open open tPZH, tPHZ GND GND GND GND GND tPZL, tPLZ 2VCC 2VCC 2VCC 2VCC 2VCC
Supply voltage 1.65 V to 1.95 V 2.3 V to 2.7 V 2.7 V 3 V to 3.6 V 4.5 V to 5.5 V
11.2 Additional dynamic characteristics
Table 12. Additional dynamic characteristics At recommended operating conditions; voltages are referenced to GND (ground = 0 V); Tamb = 25 C. Symbol THD Parameter total harmonic distortion Conditions fi = 600 Hz to 20 kHz; RL = 600 ; CL = 50 pF; VI = 0.5 V (p-p); see Figure 19 VCC = 1.65 V VCC = 2.3 V VCC = 3.0 V VCC = 4.5 V f(-3dB) -3 dB frequency response RL = 50 ; CL = 5 pF; see Figure 20 VCC = 1.65 V VCC = 2.3 V VCC = 3.0 V VCC = 4.5 V iso isolation (OFF-state) RL = 50 ; CL = 5 pF; fi = 10 MHz; see Figure 21 VCC = 1.65 V VCC = 2.3 V VCC = 3.0 V VCC = 4.5 V Qinj charge injection CL = 0.1 nF; Vgen = 0 V; Rgen = 0 ; fi = 1 MHz; RL = 1 M; see Figure 22 VCC = 1.8 V VCC = 2.5 V VCC = 3.3 V VCC = 4.5 V VCC = 5.5 V 3.3 4.1 5.0 6.4 7.5 pC pC pC pC pC -42 -42 -40 -40 dB dB dB dB 200 300 300 300 MHz MHz MHz MHz 0.260 0.078 0.078 0.078 % % % % Min Typ Max Unit
74LVC1G3157_2
(c) NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 -- 18 September 2007
13 of 22
NXP Semiconductors
74LVC1G3157
2-channel analog multiplexer/demultiplexer
11.3 Test circuits
VCC 0.5VCC RL switch
10 F
switch 1 2
S VIL VIH
VIL or VIH
S
0.1 F
Y0 Y1
1 2
Z
fi
600
CL GND
D
001aac363
Fig 19. Test circuit for measuring total harmonic distortion
VCC
0.5VCC RL switch
switch 1 2
S VIL VIH
VIL or VIH
S
0.1 F
Y0 Y1
1 2
Z
fi
50
CL GND
dB
001aac364
Adjust fi voltage to obtain 0 dBm level at output. Increase fi frequency until dB meter reads -3 dB.
Fig 20. Test circuit for measuring the frequency response when switch is in ON-state
0.5VCC
VCC
0.5VCC switch S VIH VIL 1 2 switch
RL
RL
VIL or VIH
S
0.1 F
Y0 Y1
1 2
Z
fi
50
CL
dB
GND
001aac365
Adjust fi voltage to obtain 0 dBm level at input.
Fig 21. Test circuit for measuring isolation (OFF-state)
74LVC1G3157_2
(c) NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 -- 18 September 2007
14 of 22
NXP Semiconductors
74LVC1G3157
2-channel analog multiplexer/demultiplexer
VCC S Z Y0 Y1 1 2
Rgen VI
switch
G
VO
RL
CL
Vgen
GND
001aac366
a. Test circuit
logic (S) off input
on
off
VO
VO
001aac478
b. Input and output pulse definitions
Qinj = VO x CL. VO = output voltage variation. Rgen = generator resistance. Vgen = generator voltage.
Fig 22. Test circuit for measuring charge injection
74LVC1G3157_2
(c) NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 -- 18 September 2007
15 of 22
NXP Semiconductors
74LVC1G3157
2-channel analog multiplexer/demultiplexer
12. Package outline
Plastic surface-mounted package; 6 leads SOT363
D
B
E
A
X
y
HE
vMA
6
5
4
Q
pin 1 index
A
A1
1
e1 e
2
bp
3
wM B detail X Lp
c
0
1 scale
2 mm
DIMENSIONS (mm are the original dimensions) UNIT mm A 1.1 0.8 A1 max 0.1 bp 0.30 0.20 c 0.25 0.10 D 2.2 1.8 E 1.35 1.15 e 1.3 e1 0.65 HE 2.2 2.0 Lp 0.45 0.15 Q 0.25 0.15 v 0.2 w 0.2 y 0.1
OUTLINE VERSION SOT363
REFERENCES IEC JEDEC JEITA SC-88
EUROPEAN PROJECTION
ISSUE DATE 04-11-08 06-03-16
Fig 23. Package outline SOT363 (SC-88)
74LVC1G3157_2 (c) NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 -- 18 September 2007
16 of 22
NXP Semiconductors
74LVC1G3157
2-channel analog multiplexer/demultiplexer
Plastic surface-mounted package (TSOP6); 6 leads
SOT457
D
B
E
A
X
y
HE
vMA
6
5
4
Q
pin 1 index
A A1 c
1
2
3
Lp
e
bp
wM B detail X
0
1 scale
2 mm
DIMENSIONS (mm are the original dimensions) UNIT mm A 1.1 0.9 A1 0.1 0.013 bp 0.40 0.25 c 0.26 0.10 D 3.1 2.7 E 1.7 1.3 e 0.95 HE 3.0 2.5 Lp 0.6 0.2 Q 0.33 0.23 v 0.2 w 0.2 y 0.1
OUTLINE VERSION SOT457
REFERENCES IEC JEDEC JEITA SC-74
EUROPEAN PROJECTION
ISSUE DATE 05-11-07 06-03-16
Fig 24. Package outline SOT457 (SC-74)
74LVC1G3157_2 (c) NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 -- 18 September 2007
17 of 22
NXP Semiconductors
74LVC1G3157
2-channel analog multiplexer/demultiplexer
XSON6: plastic extremely thin small outline package; no leads; 6 terminals; body 1 x 1.45 x 0.5 mm
SOT886
b 1 2 3 4x L1 L
(2)
e
6 e1
5 e1
4
6x
(2)
A
A1 D
E
terminal 1 index area 0 DIMENSIONS (mm are the original dimensions) UNIT mm A (1) max 0.5 A1 max 0.04 b 0.25 0.17 D 1.5 1.4 E 1.05 0.95 e 0.6 e1 0.5 L 0.35 0.27 L1 0.40 0.32 1 scale 2 mm
Notes 1. Including plating thickness. 2. Can be visible in some manufacturing processes. OUTLINE VERSION SOT886 REFERENCES IEC JEDEC MO-252 JEITA EUROPEAN PROJECTION ISSUE DATE 04-07-15 04-07-22
Fig 25. Package outline SOT886 (XSON6)
74LVC1G3157_2 (c) NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 -- 18 September 2007
18 of 22
NXP Semiconductors
74LVC1G3157
2-channel analog multiplexer/demultiplexer
XSON6: plastic extremely thin small outline package; no leads; 6 terminals; body 1 x 1 x 0.5 mm
SOT891
1
2
b 3 4x
(1)
L1 e
L
6 e1
5 e1
4
6x
(1)
A
A1 D
E
terminal 1 index area 0 1 scale DIMENSIONS (mm are the original dimensions) UNIT mm A max 0.5 A1 max 0.04 b 0.20 0.12 D 1.05 0.95 E 1.05 0.95 e 0.55 e1 0.35 L 0.35 0.27 L1 0.40 0.32 2 mm
Note 1. Can be visible in some manufacturing processes. OUTLINE VERSION SOT891 REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE 05-04-06 07-05-15
Fig 26. Package outline SOT891 (XSON6)
74LVC1G3157_2 (c) NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 -- 18 September 2007
19 of 22
NXP Semiconductors
74LVC1G3157
2-channel analog multiplexer/demultiplexer
13. Abbreviations
Table 13. Acronym CMOS TTL HBM ESD MM DUT Abbreviations Description Complementary Metal Oxide Semiconductor Transistor-Transistor Logic Human Body Model ElectroStatic Discharge Machine Model Device Under Test
14. Revision history
Table 14. Revision history Release date 20070918 Data sheet status Product data sheet Change notice Supersedes 74LVC1G3157_1 Document ID 74LVC1G3157_2 Modifications:
* * * * * * *
The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name when appropriate. Added type number 74LVC1G3157GF (XSON6 package). Section 1 "General description": Added: Schmitt trigger action at the enable input. Section 2 "Features": Added: Switch handling capability of 32 mA. Section 8 "Limiting values": Added: Derating factors of the applicable packages. Section 10 "Static characteristics": Changed: Maximum values of ON resistance (peak) parameters and graphics. Changed: Conditions for input leakage and supply current. Changed: Conditions for OFF-state and ON-state leakage current.
*
74LVC1G3157_1
Section 11 "Dynamic characteristics": Changed: Typical values of the charge injection. Product data sheet -
20050207
74LVC1G3157_2
(c) NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 -- 18 September 2007
20 of 22
NXP Semiconductors
74LVC1G3157
2-channel analog multiplexer/demultiplexer
15. Legal information
15.1 Data sheet status
Document status[1][2] Objective [short] data sheet Preliminary [short] data sheet Product [short] data sheet
[1] [2] [3]
Product status[3] Development Qualification Production
Definition This document contains data from the objective specification for product development. This document contains data from the preliminary specification. This document contains the product specification.
Please consult the most recently issued document before initiating or completing a design. The term `short data sheet' is explained in section "Definitions". The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.
15.2 Definitions
Draft -- The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet -- A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.
malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk. Applications -- Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Limiting values -- Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability. Terms and conditions of sale -- NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail. No offer to sell or license -- Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.
15.3 Disclaimers
General -- Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Right to make changes -- NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use -- NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or
15.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.
16. Contact information
For additional information, please visit: http://www.nxp.com For sales office addresses, send an email to: salesaddresses@nxp.com
74LVC1G3157_2
(c) NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 -- 18 September 2007
21 of 22
NXP Semiconductors
74LVC1G3157
2-channel analog multiplexer/demultiplexer
17. Contents
1 2 3 4 5 6 6.1 6.2 7 8 9 10 10.1 10.2 10.3 11 11.1 11.2 11.3 12 13 14 15 15.1 15.2 15.3 15.4 16 17 General description . . . . . . . . . . . . . . . . . . . . . . 1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Ordering information . . . . . . . . . . . . . . . . . . . . . 2 Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2 Pinning information . . . . . . . . . . . . . . . . . . . . . . 3 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 3 Functional description . . . . . . . . . . . . . . . . . . . 3 Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 4 Recommended operating conditions. . . . . . . . 4 Static characteristics. . . . . . . . . . . . . . . . . . . . . 5 Test circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 ON resistance . . . . . . . . . . . . . . . . . . . . . . . . . . 6 ON resistance test circuit and graphs. . . . . . . . 8 Dynamic characteristics . . . . . . . . . . . . . . . . . 10 Waveforms and test circuits . . . . . . . . . . . . . . 11 Additional dynamic characteristics . . . . . . . . . 13 Test circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Package outline . . . . . . . . . . . . . . . . . . . . . . . . 16 Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . . 20 Revision history . . . . . . . . . . . . . . . . . . . . . . . . 20 Legal information. . . . . . . . . . . . . . . . . . . . . . . 21 Data sheet status . . . . . . . . . . . . . . . . . . . . . . 21 Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 Contact information. . . . . . . . . . . . . . . . . . . . . 21 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Please be aware that important notices concerning this document and the product(s) described herein, have been included in section `Legal information'.
(c) NXP B.V. 2007.
All rights reserved.
For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 18 September 2007 Document identifier: 74LVC1G3157_2

▲Up To Search▲

Price & Availability of 74LVC1G3157GF

	To Download 74LVC1G3157GF Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .